AMD memory encryption technologies

Just guessing, but I would expect a read or write transaction to be tagged with the initiating ASID --- I can't see how the system could work otherwise in a multicore SMT system. Then the MMU hardware can check that the source ASID matches the target page ASID and if not block the access/trigger an exception.